The design and simulation of an integrated common mode filter (CMF) for differential data lines, like the USB 2.0 interface, is presented in this paper. The device is manufactured in a bipolar semiconductor process for the integration of diodes protecting sensitive CMOS circuits against damage by Electrostatic Discharge (ESD). The filter is formed by planar coupled coils that are processed in copper/polyimide layers applied on top of silicon die. The design process is using 2.5D simulation techniques based on method of moments. Furthermore a lumped model is derived that allows exact and efficient transient simulations in SPICE [1] based simulators. The filter design itself shows strong common mode rejection in the GSM spectrum. The small size (1.34 mm x 0.95 mm) of the device makes it well suited for integration in modern mobile phone applications, to suppress electromagnetic interference (EMI) between a USB transmitter and a GSM receiver. Measurement data demonstrates the EMI protection in the GSM downlink spectrum. The dynamic resistance of the ESD diodes is derived in transmission line puls (TLP) measurements.
INTRODUCTION
Even though the specification of the USB 3.0 standard has been released in 2008, the adoption rate in the smartphone world is very low and USB 2.0 is still the dominant wire based interface for data exchange and for charging of mobile phones. With a natural data rate of 480 Mbit/s in high-speed mode, a certain spectral power density can be detected around 960 MHz due to harmonic content of the digital signals. This is depicted in Fig. 1 : Multiple spurious signals close by the larger spur at 960 MHz appear as common mode component on a USB cable. The data on USB lines is NRZI (non-return-tozero) encoded and bit stuffing is applied to ensure that data and clock are synchroneous at the USB receiver. This allows data transmission without seperate clock lines. The nature of the encoded data stream creates additional spectral components below 960 MHz. In the standard GSM-900 system, 124 downlink channels are located between 935 MHz and 960 MHz. The extended system (E-GSM) adds additional channels at the lower end between 925 MHz and 935 MHz. The received signal strength can be close to the minimum sensitivity level of -102 dBm [2] , e.g. in a rural area (with large distance between the transmitting base station and a mobile phone) or inside a building with shielding walls. Any additional noise from the internal USB interface that falls into the 200 kHz spectrum of a specific GSM downlink channel, will directly degrade the sensitivity. Since the GSM antenna (as potential EMI victim) is operating in an asymmetric mode and the high-speed data lines (as potential EMI source) are driven differentially, there is an inherent isolation. In real phone applications, the differential behaviour suffers partly from certain layout compromises (unequal line length, parasitic capacitances, etc.), partly from timing imperfections of the two single ended output driver circuits for D+ and D-signal lines (e.g. due to spread in semiconductor manufacturing). This results in a conversion from differential mode (DM) to common mode (CM) [3] , [4] and provides the coupling path from USB to GSM antenna. For certain phone designs, this might already occur inside the phone (e.g. with long flexfoil cable between system on chip (SoC) and USB connector) or externally when a USB cable is plugged into the phone (see also Fig. 15 ). In order to increase the attenuation on this EMI path, a common mode filter can be placed on the USB data lines. The presented filter includes ESD protection diodes, which provide additional protection against damage from electrostatic discharge on the data lines, including the ID pin of USB on-the-go (OTG) ports [5] .
In the development and manufacturing process of mobile phones many restrictions influence the physical shape, geometry and placement of components (e.g. main printed circuit board (PCB), battery, antennas, connectors and internal flexfoil interconnections). Those constraints are driven by aspects like size and cost reduction, EMI performance, antenna characteristics and usability. Fig. 2 shows three examplary configurations, which differ in PCB geometry and placement of antenna module and USB port. The designs in Fig. 2 a) and b) allow for a very short routing between SoC and USB port and furthermore a maximized decoupling from the opposing GSM antenna module. However, this position of the USB port might be inconvenient for the user: E.g. during the use of a car mount or docking station for battery charging and data synchronization via USB the placement at the bottom side is favorable (Fig. 2 c) . An actual phone design that is using this architecture is depicted in Fig. 3 . The long signal tracks of the flex-foil interconnection provide an internal coupling path into the GSM antenna structures. The close proximity of the USB port itself can exacerbate the coupling in particular when the quality of external cable plugs and the internal port has been deteriorated due to numerous insertion/removal cycles. In order to increase the isolation on this coupling path, a common mode filter can be used.
DESIGN AND SIMULATION

Circuit
The filter device is composed of two coupled planar coils and additional diode structures. Fig. 4 depicts the simplified schematic diagram, showing the fundamental elements and pin names of the USB connector. The design work flow is using electromagnetic (EM) simulation tools, based on the method of moments [6] , [7] , in order to consider the effects on the desired frequency response by distributed and parasitic structures. The ESD protection for the data lines is provided by diodes arranged in rail clamp structure; this reduces the capacitive load for the high-speed signals. Typical junction capacitance of reverse operated diode clamp is 1.5 pF. The concept of semiconductor controlled rectifiers (SCR) is applied to achieve a very low dynamic resistance [8] , [9] . The coils are characterized by their series inductance L s ≈ 60 nH and series resistance R s ≈ 6 Ω. The coupling factor k ≈ 0.85 provides sufficient DM passband to handle the spectrum of USB 2.0 signals. Inductance, coupling factor and diode capacitance shape the CM frequency response, that is designed to yield strong suppression in the 900 MHz GSM band. Nevertheless, it does not affect the single ended transmission as used for low-speed and full-speed signaling (USB 1.0/1.1).
Once the design was finalized, a more detailed lumped element equivalent circuit has been created for the purpose of signal integrity studies. This passive circuit model is rather compact, yet allows high accuracy for efficient transient simulations like eye diagrams. Compared with S-parameters the lumped model can reflect the device behaviour exactly at DC and low frequencies. The basic cell is shown in Fig. 5 . In combination with few additional components, it is used four times to simulate the distributed characteristic of the real device for frequencies from 0 Hz beyond 2 GHz. 
Implementation
The ESD diode structures are manufactured in a bipolar semiconductor process with two aluminium layers. The die size is 1.34 mm x 0.95 mm. Layers of polyimid and copper are processed on top of the silicon die in order to implement the two coupled coils with acceptable series resistance. In a final processing step solder balls are added. In Fig. 6 these solder balls face up, and the upper copper layer is clearly recognizable. The lower copper layer is hardly distinguishable in this photograph. The cross sectional views in Fig. 7 and Fig. 8 provide a better view on the two layers. The former is taken from the EM simulation tool [6] and reveals a crosssection, that allows to identify both copper layers and the electrical connection between the coils and pads for the solder balls. The latter was taken by a scanning electron microscope (SEM). The transversal dimension of a single coil winding is about 8 µm by 8 µm. 
RESULTS
ESD protection
The ideal ESD protection is a switch with an infinite onresistance in normal operation and zero on-resistance during an ESD event. A semiconductor controlled rectifier (SCR) is near-ideal in the sense that it exhibits a very high resistance for low positive voltages and switches to a highly-conductive state after triggering. Fig. 9 a) shows a typical SCR I-V graph. Once a certain voltage (trigger voltage V t1 ) is exceeded, the SCR triggers and the voltage drops to a very low value, the holding voltage V h , which is typically 1.5 V . . . 2 V. During the transition from V t1 to V h , the SCR exhibits briefly a negative dynamic resistance. An equivalent circuit diagram is shown in Fig. 9 b) . Beyond V h , the voltage rises again with increasing current in accordance with the ohmic resistance R dyn of the device. An SCR typically has a very low dynamic resistance in this range, in the order of a few tenths of an Ohm. Thus, the power dissipation in an SCR is very low during an ESD event, resulting in very high current capability in case of an ESD pulse, up to 80 mA / µm width of the SCR.
For reverse polarity ESD pulses, the ESD current is handled by the diode from D+ respectively D-to GND (Fig. 4) . The overall concept is a Low-Voltage-Triggered SCR (LVTSCR), [10] , [11] , in which the low-voltage triggering is not achieved by means of an avalanche diode. A cross-section of the device is shown in Fig. 10 . For positive signal voltages the SCR is formed by the p+ in the n-epi, the pwell (pw) and finally the n+ to ground (gnd).
Both, the low clamping voltage and the low dynamic resistance of the SCR contribute to an excellent protection of the SoC in the following way:
1) The low clamping voltage reduces the risk of overvoltage on the SoC input / output (IO) pins, which might otherwise damage the sensitive gate oxides, which in advanced CMOS devices can be destroyed at voltages below 5 V. 2) The low dynamic resistance shunts most of the ESD current to ground. The residual current into the SoC decreases, as the SCR dynamic resistance gets lower. By a proper choice of the protection, the SoC current capability and the impedance in between, the residual current into the SoC can be limited to values preventing thermal damage to the SoC [12] . The current capability of all components can be quantified according to a number of international standards (e.g. HBM [13] ). The system ESD performance can be established using an IEC 61000-4-2 test [14] . Such tests yield a pass/fail result, which is useful for production-type testing but does not give much support for the development process. During development, the Transmission Line Pulse (TLP [15] - [17] ) is widely used. A TLP system applies square current pulses, usually of 100 ns duration, to the device under test (DUT) which allow accurate determination of the voltage and current during the pulse. The TLP pulses provide an ESD-like discharge (regarding the pulse duration) and are known to correlate very well with HBM and IEC pulses [18] , [19] . Fig. 11 shows a typical TLP pulse of about 0.4 A of current and the resulting voltage pulse. The voltage pulse shows, that when a current pulse is applied, the voltage briefly (< 0.5 ns) rises to the trigger voltage V t1 and then drops sharply to the holding voltage V h . Because the TLP employs pulses in the ESD time frame, it is possible to measure the I-V curve under typical ESD conditions, regarding pulse width (100 ns) and rise time (10 ns). A full TLP I-V curve is measured by applying a succession of pulses with increasing current until a pre-determined maximum current is reached or the device fails. The time interval between two consecutive pulses is typically about 1 s, which is much larger than the cool-down time of the device (which is in the order of ns). Thus, cumulative heating effects are avoided. As shown in Fig. 11 a) , each current pulse exhibits a flat plateau of about 100 ns after the initial transient during the rise time of the pulse. An HPPI 3010C TLP system -combined with a 3011C pulse width extender -was used to apply the TLP pulses. Voltage and current within each pulse were measured on-wafer by means of RF Kelvin probes connected to a 4 GHz Tektronix TDS7404B digital oscilloscope (at 10 GS/s). Each current and voltage measurement represents the average of the signal at the plateau between 75-85 ns during the pulse width. The force signal is applied into 50 Ohms to the DUT and the voltage sense signal is picked up via a 5 kOhm series resistor. The current is measured by means of a Tektronix CT1 current probe, connected via an attenuator of 26 dB. By successively increasing the amplitude of each current pulse, a complete I-V curve can be measured. Failure of the device can be detected by monitoring the DC leakage current at +5 V between two consecutive pulses, using a Keithley 2636 SMU. Fig. 12 shows an example of a TLP I-V curve for an SCR as implemented in this common mode filter. The curve appears continuous, because the data points are connected by a solid line and the individual pulse measurements are not indicated, but in fact it represents a succession of individual pulses. The leakage measurements are not shown, because the device did not fail within the pulse current range of -12 A to +12 A as depicted in Fig. 12 . Using this I-V curve, it is straightforward to measure device parameters, such as the dynamic resistance R dyn . Such a measurement cannot be performed using DC measurements, because the much longer pulse durations would lead to extreme power dissipation and thus to premature failure unrelated to the actual ESD performance. The TLP measurement results in Fig. 12 cover both polarities: For pulses with negative polarity the ground diode gets conductive once the voltage exceeds the forward voltage (V cl < −1 V). The dynamic resistance during the TLP pulse can be read from the slope in Fig. 12 as R dyn− ≈ 0.22Ω. For positive polarity the SCR is triggered at V t1 = V cl ≈ 8 V. After this snap-back, the SCR provides a dynamic resistance of R dyn+ ≈ 0.27 Ω.
Mixed mode scattering parameters
Scattering parameters are measured using a four port vector network analyzer (VNA) and converted into mixed mode Sparameters S dd21 (solid lines) and S cc21 (dashed lines) as shown in Fig. 13 [20] , [21] . Besides the measured data (blue curves), the graph includes simulation results based on the EM model (red curves) and the lumped model (green curves).
For low frequencies all six curves show an insertion loss of S 21 ≈ -0.5 dB due to the series resistance of the coils. The -3 dB cut-off frequency for the differential mode is above 1 GHz, for the common mode below 200 MHz. The resonant behaviour of inductive and capacitive elements in the filter design results in a significant common mode rejection over the full GSM-900 uplink (880 MHz to 915 MHz) and downlink bands (925 MHz to 960 MHz). 
Signal integrity
The eye diagram is used to asses the signal integrity in the time domain. The USB specification defines various limits for the eye diagram to be measured at different test points in a system. The most severe, i.e. the widest eye opening, is given by template 1 as specified in [22] . The eye diagram as depicted in Fig. 14 was measured with the filter device mounted in a complete application circuit, proving that insertion loss and cut-off frequency in differential mode are compliant with USB 2.0 requirements. 
Impact on USB EMI emission
As discussed above, several coupling paths from the USB interface to the GSM antenna module might exist in a mobile phone (Fig. 15) . Investigations based on commercially available phones can be difficult as documentation of hardware and software is hardly available. Thus, a Beagleboard running the Linux operating system is used. The SoC incorporates an AM335x Cortex A8 ARM processor. This SoC is similar to those used in modern smartphones and provides two integrated USB 2.0 OTG host controllers. One of them is connected to a female type A USB connector, which is used during testing.
1) Test setup: Since the application board is operated with opensource software, full access to the low level USB functions is available. This is essential for good reproducibility of persistent USB transmissions. Here "persistent" means that data is read continuously from an external USB memory as fast as possible, without additional delay from higher software layers, circumventing any caching that would reduce or avoid the physical USB transmission. The data itself is still transmitted in packets. This behaviour creates a non-stationary frequency spectrum. In order to observe this spectrum with a swept spectrum analyzer, the maximum hold detector was used over ten consecutive sweeps.
To mimic an arbitrary coupling path between the USB data lines and an asymmetric (antenna) structure a single winding current probe is used: The inner conductor of a coaxial cable is twined around the paired data lines and soldered to the outer conductor [23] . In a real phone, this coaxial cable would be connected to the RF frontend of the GSM module; here, an EMI test receiver measures the spectrum in the GSM downlink channels (compare Fig. 15 and 16 ). In this experiment, only the single coupling path between an external USB cable and the asymmetric probe is evaluated (Fig. 16) . Fig. 15 . Potential EMI interference paths from USB interface to GSM antenna module in a mobile phone. Fig. 16 . Laboratory test setup to measure impact of EMI filter during persistent USB traffic and emulate condition in mobile phones. Fig. 17 depicts the filter PCB with the common mode filter (detail 1) in blue frame) in front of a USB memory device. During testing, this PCB is replaced by an identical one, but without a filter device. Here the filter footprint is bypassed by wires (detail 2) in orange frame) in order to establish a through connection. Any impact of the filter PCB itself, such as reflections at the male and female ports, is therefore kept the same. Finally the spectrum in the GSM downlink band is measured with and without the filter device. 
2) Results:
The observed spectrum is given in Fig. 18 : The orange graph is measured without and the blue graph with the common mode filter in place. Both graphs show a strong signal at 960 MHz (Marker A) which is linked to the harmonic spectrum of the inherent clock signal for 480 MBit/s USB data signals (see also Fig. 1 ). This noise can be particularly detrimental to absolute radio-frequency channel numbers (ARFCN) 123 (f c = 959. Furthermore multiple narrowband interferers (Marker B) can be identified, spaced by 0.67 MHz offset. Given the 200 kHz channel spacing in GSM, almost every third downlink channel would be impaired by these spurs. By adding the CMF into the USB transmission path, all of these spurs are reduced by approximatly 20 dB. This corresponds well with the measured S-parameter S cc21 (Fig. 13) . Furthermore this proves that the coupling path between USB cable and coupling probe is dominated by common mode. Likewise the noise spectrum (Marker C) is reduced, although the reduction by 20 dB is masked due to sensitivity limitations of the chosen test setup (impact of maximum hold detector and insertion loss of coupling probe). The spur denoted by marker D is not affected by the CMF. It is identified as non-USB related, direct EMI injection from the Beagleboard into the coupling probe: even without any USB transmission and disconnected USB memory this spurious emmission can be measured.
CONCLUSION
The design process for a common mode filter with integrated ESD protection for the USB 2.0 interface is presented in this paper. The EM simulation, based on 2.5D tools, has demonstrated its strength in simulating planar structures in semiconductor devices. Simulated and measured mixedmode scattering parameters show very good conformance. The achieved frequency response allows to suppress common mode signals in the GSM-900 downlink spectrum as demonstrated by an experimental test setup. The ESD protection is realized by advanced SCR structures that protect sensitive CMOS SoCs due to their low clamping voltage and low dynamic resistance.
